Company Description:
Trusted Semiconductor Solutions provides integrated circuit development services from concept to qualified part delivery leveraging the best-in-class on-shore manufacturing capabilities. Trusted Semiconductor Solutions specializes in IC design and high-density package solutions with expertise in radiation hardening for space and strategic applications. Trusted Semiconductor Solutions is a Trusted accredited supplier and a non-traditional defense contractor. For more information, please visit: www.trustedsemi.com.
Trusted Semiconductor Solutions has an immediate opening for an experienced ASIC Design Verification Engineer.
Please Note: Only applicants with a current status of U.S. Citizen, U.S. Permanent Resident, Political Asylee, or Refugee will be considered for this position.
Job Description:
An experienced ASIC Design Verification Engineer takes ownership of the full chip development from architecture definition through to release to production. The right candidate will be someone with high aptitude who is currently hands on designing complex digital blocks, with strong knowledge/experience across the complete ASIC/SOC design flow. An ideal candidate will additionally have experience with radiation-hardened design, analog/mixed-signal design and EDA, and std-cell library development.
The candidate is expected to design and verify circuits, logic, systems, and algorithms to meet product requirements. The individual will determine the proper method and procedures to be used in the digital system development and determine the best method for verifying the digital system before the complete design is committed to silicon. Candidate must have experience in implementing the proposed method and procedure to design and verify ASIC digital circuits.
Additional duties include the evaluation of customer requirements and estimates of effort/expenses for potential new business, and participation in identifying problems with and improvements to, internal design methodologies.
Essential Duties and Qualifications:
- Reviewing and editing target specifications as required for completeness and feasibility.
- Developing architectures and specifications for complex design blocks and SOCs.
- Implementing complex digital designs using reusable RTL methods (Verilog, VHDL, SystemVerilog).
- Complex computational architectures and algorithms, such as multi-rate/DSP and µP design.
- Modern verification methods, incl. directed/constrained-random stimuli, assertions, TLM and UVM.
- Collaborative creation of comprehensive verification plans and coverage metrics.
- Multi-supply-domain and UPF methods.
- Constraining and synthesizing digital designs to target cell libraries.
- Static timing, power, and SI analyses of complex digital designs.
- Supporting place & route efforts, incl. P/G and floorplanning, timing and physical constraints, gated CTS, MCMM setups, back-annotation, timing closure, equivalence checking.
- Planning, implementing, and analyzing designs for DFT, test hooks, and scan/ATPG/JTAG/BIST, and supporting production test with ATE patterns (ATPG and functional) and timeset definitions.
- Proficiency with Synopsys EDA, incl. DC-Topo, VCS-MX, PrimeTime, Formality, TetraMAX
- Proficiency with Mentor EDA, incl. Questa, ADMS, Tessent.
- Modern revision-control tools and best-practices in a collaborative, multi-site design community.
- Proficiency with UNIX/Linux incl. shell scripting, text utilities (e.g. sed, awk, grep), using Modules, high-level programming such as C/C++, PERL/Python/TCL scripting.
- Proficiency with Windows apps, incl. Word, Excel, PowerPoint, Visio, Project, PDF conversion.
Qualifications:
- Bachelors/master’s in electronic engineering/computer science or equivalent.
- 7+ years of direct industry experience with ASIC and/or SoC design.
- A strong background in RTL based digital IC design using Verilog/SystemVerilog.
- Proven track record of first-pass successes.
- A self-starter with the ability to assume leadership roles.
- Ability to work well in a diverse team environment.
- Willingness to Mentor newer engineers.
- Experience with industry standard development tools and methodologies.
Target Annual Salary:
- The US base salary range for this full-time position is $127,000-$187,000.
Location:
- Work at the TSS office in Brooklyn Park, MN is strongly preferred. Willing to consider remote work.
Benefits:
- Health insurance
- Dental insurance
- 401K Plan with profit sharing
- Paid Time Off (PTO)
- Stock option plan